^
Advanced Search

AR# 42847 Tri-Mode Ethernet MAC v5.1 - Why does the Example Design fail in bitgen when targeting Virtex-7 or Kintex-7 devices

Description

When I generate a Virtex-7 or Kintex-7 device bitstream for the Tri-Mode Ethernet MAC v5.1 example design, the following error message occurs:

"ERROR:Bitgen:342- This design contains pins which are not constrained (LOC) to a specific location or have an undefined I/O Standard (IOSTANDARD).This maycause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected.To prevent this error, it is highly suggested to specify all pin locations and I/O standards to avoid potential contention or conflicts and allow proper bitstream creation. To demote this error to a warning and allow bitstream creation with unspecified I/O location or standards, you can apply the following bitgen switch: -gUnconstrainedPins:Allow."

Solution

Starting in ISE 13.2 software, this error message occurs if any of the pins do not have a location constraint or IOSTANDARD assigned.

For more information about the error message and how to downgrade this to a warning message if needed, please refer to(Xilinx Answer 41615).

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
42667 LogiCORE IP Tri-Mode Ethernet MAC v5.1 - Incorrect values read from statistics registers after issuing an RX or TX Reset N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
41615 7 Series, BitGen (13.2 and later) - "ERROR:Bitgen:342 - This design contains pins which are not constrained (LOC) to a specific location or have an undefined I/O Standard (IOSTANDARD)" N/A N/A

Actions

AR# 42847
Date Created 06/28/2011
Last Updated 12/15/2012
Status Active
Type General Article
IP
  • Tri-Mode Ethernet MAC
Feed Back