We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 42905

13.2 EDK, AXI Interconnect - Cascaded Interconnects or ID masters do not simulate in ISIM


Simulation does not work correctly when simulating in ISIM with either cascaded AXI interconnects or an AXI master that have an ID width greater than 1. However, structural simulations or hardware tests do run correctly. Simulations in ModelSim also work correctly.

How do I resolve this issue?


This problem occurs becauseISIM is not correctly passing parameters which configure ID vector widths to the AXI interconnect slave ports (for master peripherals), causingtransactions to be routed incorrectly during ISIM simulation.Cascaded interconnects are affected since the upstream interconnect typically has a wider AXI ID width.

This issue is scheduled to be fixed in the ISE 13.3 software release.

AR# 42905
Date 12/15/2012
Status Active
Type General Article
  • ISE Design Suite - 13.2
  • AXI Interconnect