We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 42923

ML561 - Are CK and CK# signals relevant for QDRII SRAM?


UG199, Virtex-5 FPGA ML561 Memory Interfaces Development Board User Guide, v1.2.1, Table 5-4 outlines the signals for the QDRII SRAM.

Should Clock (CK, CK#) be included here?


CK and CK# signals are for DDR2 SDRAM, and are not relevant for QDRII SRAM.

They can be ignored in this table.
AR# 42923
Date Created 07/05/2011
Last Updated 12/15/2012
Status Active
Type General Article
Boards & Kits
  • ML561