UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 42928

MIG Spartan-6 MCB - ERROR: Illegal clk period for CAS Latency 3

Description

When I run my MIG simulation, I see an error reported for an illegal clock period. I changed the frequency of the sys_clk, but I ensured that the rest of the PLL settings were changed properly. Did I miss something? It seems like the simulation works as calibration completes.

Error message:

"sim_tb_top.u_mem_c3 : at time 49952.502 ns ERROR : Illegal clk period for CAS Latency 3
sim_tb_top.u_mem_c3 : at time 49952.502 ns CLK PERIOD= 4.998 ns
WARNING: at 49967502 ps: Timing violation in /sim_tb_top/u_mem_c3/$period( Clk:49962504 ps, :49967502 ps, 5 ns)"

Solution

This warning can be ignored as this is a check done by the memory model. The error stems from rounding issues when selecting the PLL settings.
AR# 42928
Date Created 09/28/2011
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Spartan-6 LX
  • Spartan-6 LXT
  • Spartan-6Q
IP
  • MIG