UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 42987

Virtex-6 FPGA GTH Transceiver - Reference clock phase noise mask

Description

The quality of the reference clock supplied to the PLL in the Virtex-6 GTH FPGA Transceiver can greatly impact the performance of the transmit jitter and receive jitter tolerance. Jitter or phase noise from the reference clockplays an important roll indetermining this performance; phase noise being the preferred specification method as it allows the designer to incorporate thevarious frequency components that a time-based jitter specification might overlook.

This answer record contains the reference clock phase noise limits that Xilinx recommends based on the PLL settings being used.

Solution

Depending on the reference clock being used, a different mask needs to be applied. The table below describes the points of a mask above which the reference clock phase noise should not exceed. If a reference clock does exceed these masks, it results in additional jitter on TX data.

Ref Clock Frequency (MHz)

Phase Noise at Offset Frequency (dBc/Hz)

10 KHz

100 KHz

1 MHz

10 MHz

155.52

-120

-128

-139

-142

311.04

-114

-125

-139

-142

622.08

-108

-116

-134

-139

NOTE: If your desired reference clock rate is not listed in the table above, please use the phase noise mask for the nearest reference clock frequency.

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
38596 Virtex-6 FPGA GTH Transceiver - Known Issues and Answer Records List N/A N/A
AR# 42987
Date Created 08/17/2011
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Virtex-6 HXT