The quality of the reference clock supplied to the PLL in the Spartan-6 GTP Transceiver can greatly impact the performance of the transmit jitter and receive jitter tolerance. Jitter or phase noise from the reference clockplays an important roll indetermining this performance; phase noise being the preferred specification method as it allows the designer to incorporate thevarious frequency components that a time-based jitter specification might overlook.
This Answer Record contains the reference clock phase noise limits that Xilinx recommends based on the PLL settings being used.
Depending on the reference clock being used, a different mask needs to be applied.The table belowdescribes the points of a mask above which the reference clock phase noise should not exceed.If a reference clock does exceed these masks, it results in additional jitter on TX data.
| Ref Clock Frequency (MHz) | Phase Noise at Offset Frequency (dBc/Hz) | |||
| 10 KHz | 100 KHz | 1 MHz | 10 MHz | |
| 100.0 | -112 | -130 | -130 | -135 |
| 125.0 | -120 | -130 | -130 | -135 |
| 156.25 | -120 | -130 | -130 | -135 |
NOTE: If your desired reference clock rate is not listed in the table above, please use the phase noise mask for the nearest reference clock frequency.
| Answer Number | Answer Title | Version Found | Version Resolved |
|---|---|---|---|
| 33475 | Virtex-6 FPGA GTX Transceiver - Known Issues and Answer Record List | N/A | N/A |
| 33302 | LogiCORE IP XAUI v9.1 and v9.1 rev1 - Release Notes and Known Issues for ISE Design Suite 11.3 and 11.5 | N/A | N/A |
| 34104 | Configuration Design Assistant | N/A | N/A |