We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 43193

ISE Design Suite 13.2 MAP - ERROR:PhysDesignRules:2423 - Invalid GTX dedicated clocking...


After updating to the 13.2 release, my design fails to pass DRC during MAP.

The design could be implemented in previous versions.

The following error is reported:

ERROR:PhysDesignRules:2423 - Invalid GTX dedicated clocking: The reach of a REFCLK coming from an IBUFDS element near
another GTX and forwarded using dedicated routing is 6. Block u0_pgbus_serdes_top/u0_rate_2p5g_serdes/u0_xilinx_gtx_2p5g_core/gtx0_xilinx_gtx_2p5g_core_i/gtxe1_i (GTXE1_X0Y8) is
more than that from its source clock.
ERROR:Pack:1642 - Errors in physical DRC.

Why is this happening?


Starting from build version O.61xd, the reference clock sourcing/forwarding rules for serial transceivers have been added to MAP DRC.

For example, in Virtex-6 architecture, the following rules declared in (UG366) are added to DRC:

1. The number of Quads above the sourcing Quad must not exceed one.
2. The number of Quads below the sourcing Quad must not exceed one.
3. The total number of Quads sourced by an external clock pin pair (MGTREFCLKN/MGTREFCLKP) must not exceed 3 Quads (or 12 GTX transceivers).

If any of above rules are violated, the error message is reported.

This error message is valid and the design must be changed to follow the rules.

Note: the design can still be implemented by disabling MAP DRC using the following environment variable regardless of the shrink of jitter margin.


AR# 43193
Date Created 07/19/2011
Last Updated 02/19/2015
Status Active
Type General Article
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LXT
  • More
  • Virtex-6 SXT
  • Virtex-5 FXT
  • Virtex-5 LXT
  • Virtex-5 SXT
  • Virtex-5 TXT
  • Virtex-4 FX
  • Spartan-6 LXT
  • Artix-7
  • Kintex-7
  • Virtex-7
  • Virtex-7 HT
  • Virtex-II Pro
  • Virtex-II Pro X
  • Less
  • ISE Design Suite - 13.2