We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 43225

13.2 EDK, AXI_ethernetlite - "ERROR:LIT:514 - Input PAD symbol "Ethernet_Lite_RX_CLK" is driving more than one..."


This article describes an axi_ethernetlite core issue that introduces a map error:

ERROR:LIT:514 - Input PAD symbol "Ethernet_Lite_RX_CLK" is driving more than one
   loads. IPAD can only drive a single IBUF or two IBUFDS. If you are using a
   BUF instead of an IBUF, it may have been simplified, please use an explicit
   IBUF instead.

How do I resolve this error?


In the MPD file of axi_ethernetlite, the ports 'PHY_tx_clk' and 'PHY_rx_clk' have the option of 'BUFFER_TYPE = IBUF'.

This option inserts IBUFs onto the two ports of the core netlist during synthesis.

If the external ports for these clocks are connected with other module of the same EDK project, there will be a map error "ERROR:LIT:514."

This exists in 13.2 software because of the XST issue where "buffertype=ibuf does not insert IBUF when XST property iobuf=no". 

The workaround is to make this core a local one and to delete the 'BUFFER_TYPE = IBUF' option in MPD.

This issue is currently scheduled to be fixed in the 13.3 EDK software release.

AR# 43225
Date 11/06/2014
Status Active
Type Error Message
  • EDK - 13.2
  • ISE Design Suite - 13.2
  • AXI Ethernet Lite
Page Bookmarked