UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 43320

MIG Spartan-6 MCB - Synthesis and Implementation Debug Guide

Description

This section of the MIG Design Assistant focuses on a synthesis and implementation debug guidefor the Spartan-6 designs.

Note: This Answer Record is a part of the Xilinx MIG Solution Center (Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.

Solution

For a complete list of synthesis and implementation debuggingstepsfor Spartan-6 MCB designs, please see the "Synthesis and Implementation Debug" section ofSpartan-6 FPGA Memory Interface Solutions User Guide(UG416).

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
37501 MIG Design Assistant - Spartan-6 Implementation N/A N/A
AR# 43320
Date Created 08/29/2011
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Spartan-6 LX
  • Spartan-6 LXT
  • Spartan-6Q
IP
  • MIG