UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 43378

13.2 PlanAhead - ERROR:NgdBuild:523 - The LUT* symbol has an equation which is not consistent with the specified INIT value

Description

Implementing a design containing an EDIF module, results in an error similar to the following.
ERROR:NgdBuild:523 - The LUT2 symbol
"top/sub_edf/lut_comp" has an equation ("((I1)+(I0))") which is not
consistent with the specified INIT value ("B").

Solution

This error will occur if the EDIF module contains LUT components with the LUT equation written out and adjacent logic can be pushed into the LUT.

A new logic optimization (called mandatory logic opt) was added in PlanAhead 13.2 software to allow better I/O placement and other optimizations.

InEDIF designs containing LUT equations, this optimization may push logic into a LUT but not update the equation of the LUT.

To work around this error, turn off the mandatory logic option by setting the following parameter in the Tcl console.

set_param logicopt.enableMandatoryLopt NO


AR# 43378
Date Created 07/29/2011
Last Updated 05/16/2012
Status Active
Type Known Issues
Tools
  • PlanAhead - 13.2