UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 43460

MIG 7 Series v1.3 DDR3/QDRII+/RLDRAM II - PHY module names changed to reflect memory type

Description

The PHY module names have been changed starting with MIG 7 Series v1.3 to reflect the memory type.

This is in order to avoid duplicate file names for multi-controller designs that use a combination of DDR3 SDRAM and QDRII+ SRAM.

Solution

For DDR3 SDRAM:
 
  • All PHY RTL module file names are prefixed with "ddr_". For example, "mc_phy.v" is now "ddr_mc_phy.v".
  • The module name and instance names have also been updated to reflect these changes.
  • The UCF constraints path have also been updated.
For QDRII+ and RLDRAM II:
 
  • PHY RTL module file names that are common between QDRII+ and RLDRAM II will be prefixed with "qdr_rld_".
    For example, "mc_phy.v" is now "qdr_rld_mc_phy.v".
     
  • PHY RTL module file names that are used only for QDRII+ will be prefixed with "qdr_".
    For example, "phy_write_top.v" is now "qdr_phy_write_top.v".
     
  • PHY RTL modules needed only for RLDRAM II are already prefixed with "rld_" so no changes were made.
     
  • The module name and instance names have also been updated to reflect these changes.
     
  • The UCF constraints paths have also been updated.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
43099 MIG 7 Series v1.3 - Release Notes and Known Issues for ISE Design Suite 13.3 N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
43099 MIG 7 Series v1.3 - Release Notes and Known Issues for ISE Design Suite 13.3 N/A N/A
AR# 43460
Date Created 08/03/2011
Last Updated 08/21/2014
Status Active
Type General Article
Devices
  • Kintex-7
  • Virtex-7
IP
  • MIG