We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 43467

13.2 EDK - Missing 'uselib lib=unisims_ver Statements in Certain Cores


In certain cores, the statement:

'uselib lib=unisims_ver

is missing, and, as such, my simulator errors and states that it is missing libraries. What can I do?


The uselib command is not part of the Verilog Language Reference Manual (LRM), and, as such, it did not allow for complete industry simulator support, so it was removed from EDK IP cores.

To work around this issue, you will need to manually enforce a library search order.For ModelSim, use the "-L" flag to add the libraries when you call the simulator,similar to the following:

vsim -L xilinxcorelib_ver -L unisims_ver -L secureip (...)

This issue should not occur when simulation libraries have been pre-compiled by the compxlib utility.

AR# 43467
Date Created 08/03/2011
Last Updated 12/15/2012
Status Active
Type General Article
  • EDK - 13.2
  • AXI Interconnect