We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 43530

13.2 EDK - XPS Block Diagram Generation Fails for AXI Designs using the Ethernet IP Core


XPS Block Diagram Generation fails when a Ethernet IP Core is added using the Base System Builder (BSB) wizard to an AXI design with the following message:

"Generated Block Diagram.
Rasterizing system.jpg ...
org.apache.batik.transcoder.TranscoderException: nul
Enclosed Exception
Cannot find the referenced element
specified on the element <use> - may be a problem of id
at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
at org.apache.batik.transcoder.image.ImageTranscoder.transcode(Unknown Source)
at org.apache.batik.transcoder.XMLAbstractTranscoder.transcode(Unknown Source)
at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
at MdtSvgDiag_Rasterize.rasterizeIMG(MdtSvgDiag_Rasterize.java:156)
at MdtSvgDiag_Rasterize.singleMode(MdtSvgDiag_Rasterize.java:40)
at MdtSvgDiag_Rasterize.main(MdtSvgDiag_Rasterize.java:28)
ERROR:EDK:3554 - SVG Rasterize Execution error
ERROR:EDK:2266 - Rendering engine could not generate block diagram."


This is a known issue and will be resolved in the EDK 13.3 software.
AR# 43530
Date Created 09/07/2011
Last Updated 09/09/2011
Status Active
Type Known Issues
  • EDK - 13.2
  • AXI Ethernet