UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 43548

ChipScope - Core Inserter Flow Displays MAP "ERROR:TSDatabase:19"

Description

When running the core inserter flow, the following MAP errors are displayed:

"ERROR:TSDatabase:19 - Processing TIMESPEC definition
TS_D2_TO_T2=FROM:D2_CLK:TO:FFS:TIG:
No TNM, TPSYNC or user group named "D2_CLK" is defined.
ERROR:TSDatabase:19 - Processing TIMESPEC definition
TS_J2_TO_D2=FROM:FFS:TO:D2_CLK:TIG:
No TNM, TPSYNC or user group named "D2_CLK" is defined.
ERROR:TSDatabase:19 - Processing TIMESPEC definition
TS_J3_TO_D2=FROM:FFS:TO:D2_CLK:TIG:
No TNM, TPSYNC or user group named "D2_CLK" is defined.
ERROR:TSDatabase:19 - Processing TIMESPEC definition
TS_J4_TO_D2=FROM:FFS:TO:D2_CLK:TIG:
No TNM, TPSYNC or user group named "D2_CLK" is defined.
INTERNAL_ERROR:Pack:pkibangm.c:2584:1.87 - 4 timespec errors found"

Solution

To work around the issue the following constraints should be added to the UCF of the top-level module:

TIMESPEC TS_D2_TO_T2 = FROM "J_CLK" TO "D_CLK" TIG ;
TIMESPEC TS_J2_TO_D2 = FROM "J_CLK" TO "D_CLK" TIG ;
TIMESPEC TS_J3_TO_D2 = FROM "J_CLK" TO "D_CLK" TIG ;
TIMESPEC TS_J4_TO_D2 = FROM "J_CLK" TO "D_CLK" TIG ;

Another workaround is to setXIL_MAP_NO_FIX_FLOP_TSPEC to 1.
AR# 43548
Date Created 08/31/2011
Last Updated 12/15/2012
Status Active
Type General Article
Tools
  • ChipScope Pro - 13.2
  • ChipScope Pro - 13.3