We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 43595

MIG Spartan-6 FPGA DDR2/DDR3 - Using CORE Generator


This section of the MIG Design Assistant focuses on using the CORE Generator tool to generateSpartan-6 FPGADDR3/DDR2 designs. All MIG designs are generated using the Xilinx Core Generator tool. Please select from the below options to find information related to your specific question.

Note: This Answer Record is a part of the Xilinx MIG Solution Center (Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.


For more information on supported devices, CORE Generator tool options, and MIG tool options, please see the following answer records.

(Xilinx Answer 40531)MIG Spartan-6 FPGA MCB - Supported Devices
(Xilinx Answer 43599)MIG Spartan-6 FPGA DDR2/DDR3 - Supported CORE Generator Options
(Xilinx Answer 43600)MIG Spartan-6 FPGA DDR2/DDR3 - MIG Options

Linked Answer Records

Associated Answer Records

AR# 43595
Date Created 11/14/2011
Last Updated 12/15/2012
Status Active
Type General Article
  • Spartan-6 LX
  • Spartan-6Q
  • Spartan-6 LXT
  • MIG Virtex-6 and Spartan-6