UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 437

5.0 PPR - Possible cause of 'Error 5805: Constraints to mapping symbol conflict'

Solution




PROBLEM: The following error can occur in cases where the F function
generator of a CLB is dis-allowed in a .cst file, but the H
function generator is used and hand placed in the design.

*** PPR: ERROR 5805:
Constraints assigned to mapping symbol '$1I1442/$1I246
(type=HMAP, output signal=$1I1442/COD)(netlist LOC(s)=CLB_R8C3.H,
cstfile
LOC(s)=!CLB_R8C3.F+!CLB_R9C3.F+!CLB_R10C3.F+!CLB_R11C3.F+!CLB_R12C3
.F+!CLB_R13C3.F+!CLB_R14C3.F) are in conflict.



WORKAROUND: There is no workaround other than removing the offending
constraint.


AR# 437
Date Created 08/31/2007
Last Updated 03/22/2000
Status Archive
Type ??????