We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 43711

Timing Analysis - What are Path Tracing Controls?


What are Path Tracing Controls (PTCs)?


Enabling Path Tracing Controls turns on analysis of latches/asynchronous signals in PERIOD and OFFSET or unconstrained path analysis.

  • reg_sr_o - Combinatorial asynchronous output path - combinatorial path through Flop
  • reg_sr_r - Reset Recovery Time. Please note that when enabling reg_sr_r, the reset recovery time will be given under the setup calculation for these paths, while the reset removal time will be given in the hold calculation for the path.
  • lat_d_q - combinatorial latch through D pin to Q output
  • lat_ce_q - combinatorial latch through GE pin to Q output

NOTE: Some PTCS are enabled by default, meaning that these paths will be enabled during timing analysis, but others should be enabled using the ENABLE constraint in the UCF (see the Constraints Guide).

Example: ENABLE = reg_sr_r;

For disabling a particular PTC, use theDISABLE constraint.

Timing Analyzer can also enable and disable individual PTCs when performing Post Route analysis.

The Constraints Guide has a complete list of allPTCs available.

AR# 43711
Date 03/04/2013
Status Active
Type General Article
  • ISE Design Suite - 13.2
  • ISE - 10.1
  • ISE Design Suite - 11.1
  • More
  • ISE Design Suite - 11.2
  • ISE Design Suite - 11.3
  • ISE Design Suite - 11.4
  • ISE Design Suite - 11.5
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3
  • ISE Design Suite - 12.4
  • ISE Design Suite - 13
  • ISE Design Suite - 13.1
  • ISE Design Suite - 13.3
  • ISE Design Suite - 13.4
  • Less
Page Bookmarked