UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 43752

13.2 EDK - AXI_USB2_DEVICE Fails Timing

Description

When using the AXI USB2 Device, it sometimes fails in timing where the ULPI_Clock signal has several hold violations. How do I fix this?

Solution

There is an issue where IBUFGs and BUFRsare not being inserted properly. Right-click on the instance in System Assembly View in XPS, click on Configure IP, and ensure that the buffer type is on a BUFG. This should put your clock on the global clock line and might help your design to meet timing.
AR# 43752
Date Created 08/24/2011
Last Updated 12/15/2012
Status Active
Type General Article
IP
  • AXI USB 2.0 Device Controller