UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44022

Spartan-6 FPGA SP601 Evaluation Kit - Board Debug Checklist

Description

The SP601 Evaluation Board Checklist is useful to debug board-related issues and to determine if requesting a Boards RMA is the next step.

Solution

1. Jumper Settings
2. LEDs
3. JTAG Initialization
4. JTAG Configuration
5. Master BPI Configuration
6. Master SPI Configuration
7. Multiboot
8. MIG / DDR2

  1. Verify Default Jumper/ Switch Settings
Jumpers:  
FMC JTAG BYPASS  
J4 Jump 1-2
   
FPGA Suspend  
J14 Open (0 = Awake)
   
SPI Memory Select  
J15 Jump 1-2
   
Switches:  
SW2.1 (M0) ON
SW2.2 (M1) OFF
   
SW8.1 OFF
SW8.2 OFF
SW8.3 OFF
SW8.4 OFF
  1. Power ON Test LEDs Status (below) are indications of board health
    Proves basic functioning of the board is OK.
    1. Check the status of the following LEDs at Power ON:
      • DS1 - FMC Power Good - ON
      • DS15 - 5V Power On - ON
      • DS17 - LTC_PWR_GOOD - ON
        See Table 1-16 UG518 for more information.
    2. Check 5V Power LED is Green. If not, follow these steps:




    1. Check the JTAG chain is initialized properly. If not, follow these steps:




    2. Verify switch SW2 settings:
      SW2.1 = ON
      SW2.2 = OFF
      default setting for SW2
      (JTAG port is always available to the FPGA regardless of the mode pin settings.)
    3. Verify FMC bypass jumper position J4.
      Pin 1 and 2 to be connected by jumper in case FMC card is not present.
      If using an FMC card, still try with jumpers on pin 1 and 2 of J4. If problems occur when FMC LPC connector is included, but SP601 works when FMC LPC connector excluded, then there might be an issue with the FMC connector.
    4. Verify use of supported OS.
    5. Run SP601 Built-In Self Test Application Test 2 to check for errors; see xtp041.pdf for more details.
  2. If JTAG chain not initialized in iMPACT:
    • Check cable drivers are loaded on host PC.
    • Check system properties and environment variables.
    • USB port enabled?
    • iMPACT tools correctly installed?
    • There are 2 USB mini-B connectors on the board; USB-JTAG and USB-UART. Verify that USB-JTAG is being used to initialize the chain.
    • Check step 2c. above.
  1. JTAG chain initializes but JTAG configuration fails:
    • Check 5V Power LED is Green; if not, see step 2b. above.
    • Verify SW2 settings; see step 2d. above.
    • Check step 2e. above.
    • Check step 2f. above.
  2. Problems during Master BPI configuration:
    • Check 5V Power LED is Green - if not see step 2b. above.
    • Verify SW2 settings:
      SW2.1 = OFF
      SW2.2 = OFF
    • Restore Flash contents using factory supplied default image; see xtp040.pdf for instructions.
  3. Problems during Master SPI configuration:
    • Check 5V Power LED is Green - if not see step 2b. above.
    • Verify SW2 settings:
      SW2.1 = ON
      SW2.2 = OFF
    • Run SP601 Built-In Self Test Application to check for errors; see xtp041.pdf for more details.
  4. Configuration is OK, Multiboot not working:
    • Verify steps taken to program SP601 with Multiboot bitstream in iMPACT (refer to UG380).
    • Download and run rdf0006.zip and xtp038.pdf (whichever version is appropriate for Si and Software version; i.e., xtp038_13.2_c.pdf and rdf0006_13.2_c.zip for 13.2 software and Production Silicon).
    • Read and follow guidelines in xtp038.pdf.
  5. Configuration is OK, MIG / DDR2 interface not working:
    • Ensure DDR2 DIMM module inserted correctly.
    • Verify SW2 settings:
      SW2.2 = OFF
      SW2.1 = ON
    • Ensure the correct steps were followed in the CORE Generator tool to generate the required MIG IP Core, and modified UCF file carefully as per MIG IP. Ensure this runs properly (refer to UG416).
    • Ask customer to download and run rdf0005.zip and xtp039.pdf (whichever version is appropriate for Si and Software version; i.e., xtp039_13.2_c.pdf and rdf0005_13.2_c.zip for 13.2 software and Production Silicon).
    • Read and follow guidelines in xtp039.pdf.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
43748 Xilinx Boards and Kits - Debug Assistant N/A N/A

Child Answer Records

Answer Number Answer Title Version Found Version Resolved
54022 How can I order TI USB Interface Adapter EVM from Texas Instruments? N/A N/A
AR# 44022
Date Created 09/11/2011
Last Updated 01/15/2016
Status Active
Type General Article
Boards & Kits
  • Spartan-6 FPGA SP601 Evaluation Kit