UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44030

Licensing - When is a LogiCORE IP Core license checked?

Description

When is a LogiCORE IP Core license checked?

Solution

In ISE Design Suite, aLogiCORE IP Core license is checked:

  • When the LogiCORE IP Core customization GUI is opened, in order to give you advanced notice of the license status.
  • Core generation checks for the license status and embeds the license level (full, simulation, eval) into the LogiCORE IP Core netlist.
  • XST will check a license if the IP core is generated during the synthesis process (This is most common in EDK flows).
  • During NGDBUILD checks both the embedded license information in each licensed LogiCORE IP Core netlist and current license for each LogiCORE IP Core being used in a design.
  • BitGen checks the combined embedded license value for all licensed cores in the design. Any simulation-only licensed IP core in the design will prevent bitstream generation.

In Vivado, aLogiCORE IP Core license is checked:

  • When the LogiCORE IP Core customization GUI is opened, in order to give you advanced notice of the license status.
  • Core generation checks for the license status and embeds the license level (full, simulation, eval) into the LogiCORE IP Core netlist.
  • Synthesischecks both the embedded license information in each licensed LogiCORE IP Core netlist and current license for each LogiCORE IP Core being used in a design.
  • Implementation checks both the embedded license information in each licensed LogiCORE IP Core netlist and current license for each LogiCORE IP Core being used in a design.
  • Bit Generation checks the combined embedded license value for all licensed cores in the design. Any simulation-only licensed IP core in the design will prevent bitstream generation.
AR# 44030
Date Created 10/11/2012
Last Updated 02/03/2013
Status Active
Type General Article
Tools
  • ISE Design Suite - 11.1
  • ISE Design Suite - 11.2
  • ISE Design Suite - 11.3
  • More
  • ISE Design Suite - 11.4
  • ISE Design Suite - 11.5
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3
  • ISE Design Suite - 12.4
  • ISE Design Suite - 13
  • ISE Design Suite - 13.1
  • ISE Design Suite - 13.2
  • Less