We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44063

AutoESL - Does not generate control signals when pipeline directive is used


If I synthesize a design with a pipeline directive using the ap_ctrl_hs interface, the tool fails to generate the control signals.


To work around this limitation, remove the pipeline directive and the program will write out the code with the control signals.

This limitation is resolved in AutoESL 2012.1.
AR# 44063
Date Created 01/17/2012
Last Updated 09/09/2014
Status Active
Type Known Issues
  • AutoESL - 2011.3
  • AutoESL - 2011.4
  • AutoESL - 2011.4.2