UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44113

13.2 EDK, axi_emc - KC705 Flash Does Not Function

Description

Access to the flash device on the KC705 board using a Base System Builder (BSB) design fails.How do I use the flash on KC705 board?

Solution

Starting from the design that 13.2 BSB creates, follow the manual steps below to get to a working design:

  1. Flash size is 128M (not 32M), modify it in the XPS/Addresses tab.
  2. Add external port 'linear_flash_adv_b'
  3. In the system.ucf, add: NET Linear_Flash_adv_n LOC = "M30" | IOSTANDARD = "LVCMOS25";
  4. In system.mhs add: PORT Linear_Flash_adv_n = net_gnd, DIR = O
  5. Bit-flip the flash data bus in the system.ucf: D0->D15,... D15->D0
  6. Bit-flip the flash address bus in system.ucf: A0->A25,... A25->A0
  7. Remove the Linear_Flash_invertor from the mhs and connect the axi_emc port CE_N directly to the port.
  8. Make sure that the DIP Switch on the KC705 board for M0 is set to LOW, otherwise, the Linear Flash will be disabled.

The plan is to fix this issue on BSB designs starting with the EDK 13.3 software.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
45934 Kintex-7 FPGA KC705 Evaluation Kit - Known Issues and Release Notes Master Answer Record N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
45934 Kintex-7 FPGA KC705 Evaluation Kit - Known Issues and Release Notes Master Answer Record N/A N/A
AR# 44113
Date Created 09/14/2011
Last Updated 06/13/2012
Status Active
Type Known Issues
Tools
  • EDK - 13.2
IP
  • AXI External Memory Controller