We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44133

13.2:Virtex-6HXT GTH IBERT - Changing the value of RXRATE and TXRATE does not change the line rate


In 13.2, when changing the value of RXRATE and/or TXRATE in the Virtex-6 GTH IBERT core, the line rate does not change.This is not the correct behavior and is a known issue with the Virtex-6 GTH IBERT core in 13.2.


This issue occurs because the initialization block used in the Virtex-6 GTH IBERT core overrides the RXRATE, TXRATE, and SAMPLERATE.What this means is that these ports cannot be overwritten by the user at run time.

This issue will be fixed in the Virtex-6 GTH IBERT core in the 13.3 release of the ISE tools. This issue only affects the Virtex-6 GTH IBERT core and does not affect the Virtex-6 GTX IBERT core.

To workaround this issue, you will need to generate a separate IBERT design targeting the different line rates that you need to test your transceivers at. For example, if you want to run your transceiver at 11.18G and 5.59G, you generate an IBERT core for 11.18G and another IBERT core for 5.59G so that you have two separate bit files.

AR# 44133
Date Created 09/15/2011
Last Updated 01/02/2013
Status Active
Type Known Issues
  • Virtex-6 HXT
  • ChipScope Pro - 13.2