I am using Xilinx System Generator for DSP design tool to build a hardware core using the Viterbi Decoder 7.0 block, but all the outputs are always NAN (even the data valid signal), and I do not see any output on the WaveScope window (for example).
What am I missing?