UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44191

13.3 Kintex-7/Virtex-7 - ChipScope IBERT - Using the KC705 or VC707 Board Configuration Settings file causes implementation error

Description

In ISE 13.3 software, the IBERT core for the Virtex-7 GTX and Kintex-7 GTX FPGAs will fail implementation if you load a board configuration setting for the KC705 (Kintex-7) or the VC707 (Virtex-7). If you load one of these board configuration setting files, you will get an error message similar to the one below:

A Tcl scripting error has occurred:
can't read "bcsArray(rxoutclk_n_pin_location)": no such element in array
while executing
"$rxoutclk_n_pin_location SetValue $bcsArray(rxoutclk_n_pin_location) "
(procedure "update_rxoutclk_n_pin_location" line 13)
invoked from within
"update_rxoutclk_n_pin_location"
ERROR:sim:477 - An internal error has occurred during the GUI customization.

Solution

This is a known issue for ISE 13.3 software and will be fixed in 13.4. To work around this issue, do not use the board configuration setting in IBERT. You will instead need to go through the wizard and fill out the settings manually to match what is needed for your board.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
45934 Kintex-7 FPGA KC705 Evaluation Kit - Known Issues and Release Notes Master Answer Record N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
45934 Kintex-7 FPGA KC705 Evaluation Kit - Known Issues and Release Notes Master Answer Record N/A N/A
AR# 44191
Date Created 10/26/2011
Last Updated 01/02/2013
Status Active
Type Known Issues
Devices
  • Virtex-7
  • Kintex-7