UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44267

MIG Spartan-6 LPDDR/DDR/DDR2/DDR3 - Read/write count (px_rd_count/px_wr_count) sometimes jumps abnormally

Description

At times, the px_rd_count or px_wr_count of the MCB jumps abnormally. Specifically, when empty is asserted, the px_rd_count jumps from 0x0 to 0x40 for one cycle, and when empty is deasserted, the count value jumps to 0x0.

Is this jump expected? What causes it? 


Note: This Answer Record is a part of the Xilinx MIG Solution Center (Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG.

Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.

Solution

This is expected behavior. There is a CDC issue on the write side of the MCB read FIFO. The FIFO is 64 bits deep and there are 65 Gray code bits to prevent a pointer collision on the write side.

When the pointer rolls over, the pointer will jump from 1100000 to 0000000. When the clock edges are close, the highest bit (bit 6) has a chance to be sampled as 0, but bit 5 will still be sampled as 1 on the read side0100000(binary 63). The other case is 1000000(binary 127).


The counter value is a subtract of read/write pointers. If 0100000 is sampled, the counter value is one less than what is expected. When 1000000 is sampled, it gives 64 more than what is expected.


This sample occurs when the user interface is driven by an asynchronous clock to the MCB clock and cannot be avoided. Hence the jump in counter value is +64 or -2 different to what is expected. 


Similar behavior can be seen for Write-FIFO sporadically at high temperature. ChipScope-Analysis has shown that the pX_wr_count jumps when the FIFO becomes full. In some cases this happened for a single clock from 0x40 to 0x00.

The timing of occurrence is regardless of the counter value of full or empty. If this jump is not desirable, one of the following can be used:


  1. Do not use the highest bit of the read count in the design, replace it with the FULL flag as this issue only occurs on the MSB of the counter.
  2. Sample px_rd_count continuously over three cycles. The jump is only 1 user interface clock in duration.
  3. Monitor FULL, EMPTY of data FIFO so that access can stop instantly to avoid over-run and under-run.



For more information on the MCB User Interface signals, please see:

(Xilinx Answer 43322) MIG Spartan-6 MCB - User Interface - Signals and Parameter Descriptions

AR# 44267
Date Created 09/26/2011
Last Updated 01/25/2016
Status Active
Type Known Issues
Devices
  • Spartan-6 LX
  • Spartan-6 LXT
  • Spartan-6Q
IP
  • MIG