We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44279

13.2 ChipScope Inserter - Fails to accept data depth more than 8192


Thefollowing error occurs when I attempt to use the ChipScope Inserter (adding ".cdc" file through ISE flow) data depth greater than 8192:

<CoreGen>:ERROR:sim - BRAM utilization for the selected configuration exceeds the no. of
<CoreGen>:ERROR:sim - Failed to generate 'ila_pro_0'. Failed to resolve generic values.
<CoreGen>:ERROR:sim:877 - Error found during execution of IP 'ILA (ChipScope Pro -

See CoreGen Log C:\Users\achutha\Desktop\chipscopTest\_ngo\cs_ila_pro_0\coregen.log
ERROR:ChipScope: Unable to generate ila_pro_0.ngc
ERROR:ChipScope: Double-click the chipscopePrjTest.cdc icon in the sources window to edit and fix the CDC project

The error message indicates that there are not enough block RAMs free in the device even though the block RAM utilization is only 1%.

Is this valid or is this an error in the ChipScope Inserter?


Note: Before reviewing the following information, it is recommended that you check to seeifyou have enough block RAMresources toaccommodatethe ChipScope logic.

This is an error in13.2 ChipScope Inserterandis scheduled to befixed in 13.3.

Possible Work-around

  • Use less than 32 block RAM blocks in 13.2.
  • Use the PlanAhead software to insert the cores into the design instead of Inserter.
    • In the meantime, use 13.1 to insert the core since there is no issue inthat version.
AR# 44279
Date Created 10/03/2011
Last Updated 05/16/2012
Status Active
Type Known Issues
  • Spartan-6 LX
  • ChipScope Pro - 13.2