We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44320

MIG Spartan-6 FPGA DDR2/DDR3 - User Design Usage


The Spartan-6 FPGA DDR2/DDR3 MIG design can be generated with two output designs: the User Design and the Example Design.This section of the MIG Design Assistant focuses on the MIG-generated User Design for Spartan-6 FPGA DDR3/DDR2 designs. Below, you will find information related to your specific question.

Note: This Answer Record is a part of the Xilinx MIG Solution Center (Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.


The MIG-generated User Design is the same as the Example Design except that it does not include a synthesizable test bench to generate various traffic data patterns to the memory controller. The User Design is meant to interface to your user logic viathe User Interface.For information on driving the User Interface, please see (Xilinx Answer 44094).

For a complete description on usage of the user design and user interface for Spartan-6 FPGA DDR3/DDR2 designs, pleasesee the Virtex-6 FPGA Memory Interface Solutions User Guide (UG416) and the Spartan-6 FPGA Memory Controller User Guide (UG388).

Linked Answer Records

Associated Answer Records

AR# 44320
Date Created 11/14/2011
Last Updated 12/15/2012
Status Active
Type General Article
  • Spartan-6 LX
  • Spartan-6 LXT
  • Spartan-6Q
  • MIG Virtex-6 and Spartan-6