UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44348

MIG 7 Series v1.3 DDR3/QDRII+/RLDRAM II - Not Able to Proceed Past Bank Selection or System Pins Selection Page

Description

In MIG 7 Series v1.3, some Multi-Controller configurations cannot be generated and will not allow you to proceed further past the Bank Selection or System Signals selection page.

Solution

These are valid scenarios, but the MIG 7 Series v1.3 is not providing valid messages for guidance or to indicate the problem. The following scenarios can occur:

  • If the target FPGA Device and Package is too small to fit the selected number of controllers, you cannot generate the design and will not be allowed to proceed further in the Bank Selection page. In such cases, you need to target a larger FPGA Device Package combination.
  • If there are not enough banks available to select for all controllers, then MIG will not allow youto proceed further in the Bank Selection page.In such cases, you need to target a larger FPGA Device Package combination.
  • System Clock and Reference Clock pins can only be selected for CCIO pins. If you select various banks/pins for various controllers such that there are no CCIO pins available for selection,then you cannot proceed further past the System Signals selection page. You can select the option for status signals as "No Connect" and proceed further in the design generation if you prefer.
  • "Status Signals" are not allowed in memory interface signals selected banks because of their I/O Standards are different from the memory interface signals. If all the banks are selected for memory interface signals such that there are no pins available for "Status Signals" to be placed, then you will not be able to select pins and will not be able to proceed further in the design generation.You can select the option for status signals as "No Connect" and proceed further in the design generation if you prefer.

This is scheduled to be fixed in the MIG v1.3 ISE 13.4 release.

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
43099 MIG 7 Series v1.3 - Release Notes and Known Issues for ISE Design Suite 13.3 N/A N/A
AR# 44348
Date Created 09/30/2011
Last Updated 05/19/2012
Status Active
Type Known Issues
Devices
  • Kintex-7
  • Virtex-7
  • Virtex-7 HT
IP
  • MIG 7 Series