UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44390

Kintex-7 FPGA KC705 - UCF File Comparison between Rev B and Rev C

Description

SomeUCF file differences exist between Rev B and Rev C of the Kintex-7 FPGA KC705 Evaluation Kit. The pinout differences are listed in the table below.

Points to Note:

1. KC705 Rev C supports External VREF on the DDR3 Banks and the pin changes below are the result of implementing External VREF.

2. KC705 Rev C DDR3 Memory designs will require the following syntax in their UCF file: CONFIG DCI_CASCADE = "33 32 34";

3. Net PMBUS_CTL_LS has been removed on KC705 Rev C as it is no longer necessary

Solution

UCF file differences between KC705 Rev B and Rev C:

Pin Signal Rev B Signal Rev C
Y14 VRN_32 PMBUS_DATA_LS
Y15 PMBUS_ALERT_LS DDR3_D7
AB7 VRP_34 CPU_RESET
AB14 VRP_32 PMBUS_ALERT_LS
AC6 VRN_34 GPIO_SW_W
AC17 PMBUS_CTRL_LS 7N700
AD7 GPIO_SW_W VTTVREF
AE14 DDR3_D7 VTTVREF
AF16 PMBUS_DATA_LS VTTVREF
AG8 DDR3_D37 VTTVREF
AK4 CPU_RESET DDR3_D37

Signal Rev B Rev C
IIC Switch A2 Pulldown Pullup
addressable at 0x70 addressable at 0x74

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
45934 Kintex-7 FPGA KC705 Evaluation Kit - Known Issues and Release Notes Master Answer Record N/A N/A
AR# 44390
Date Created 01/20/2012
Last Updated 05/20/2012
Status Active
Type Documentation Changes
Devices
  • Kintex-7
Boards & Kits
  • Kintex-7 FPGA KC705 Evaluation Kit