UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44393

LogiCORE IP RXAUI v2.1, Kintex-7/Virtex-7 - GTRXRESET Pin Must Be Asserted until the PLL Locks

Description

If you are implementing LogiCORE IP RXAUI v2.1 on Kintex-7 or Virtex-7, make sure to assert the GTRXRESET pin until the PLL locks.

Solution

Modify the default example design generated by the CORE Generator in the ISE Design Suite 13.2 as follows to make sure that the GTRXRESET pin asserts until the PLL locks.

In *_block.vhd file:

Replace:
mgt_rx_reset <= reset 156;

With:
mgt_rx_reset <= reset 156 or (not mgt_pllocked);

In *_block.v file:

Replace:
assign mgt_rx_reset = reset156;

With:
assign mgt_rx_reset = reset156 || ~mgt_plllocked;

AR# 44393
Date Created 10/07/2011
Last Updated 05/26/2014
Status Archive
Type Known Issues
IP
  • RXAUI