UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44470

LogiCORE IP Ten Gigabit Ethernet PCS/PMA (10GBASE-R) v2.2 - Virtex-6 HXT - Incorrect arbitration logic in the management port

Description

The management arbiter has currently wire-ORed, which would result in incorrect arbitration logic where it is required to arbiter more than one core onto the GTH interface.

Solution

To resolve this issue, make following modification to a Virtex-6 10GBase-R GTH VHDL design in the lines 232 and 233 of  management_arbiter.vhd

From:

  mgmt_wr <= (mgmt_wr0 and sel(0) ) or ( mgmt_wr1 and sel(0) ) or ( mgmt_wr2 and sel(0) ) or ( mgmt_wr3 and sel(0) );
  mgmt_rd <= (mgmt_rd0 and sel(0) ) or ( mgmt_rd1 and sel(0) ) or ( mgmt_rd2 and sel(0) ) or ( mgmt_rd3 and sel(0) );

To:

  mgmt_wr <= (mgmt_wr0 and sel(0) ) or ( mgmt_wr1 and sel(1) ) or ( mgmt_wr2 and sel(2) ) or ( mgmt_wr3 and sel(3) );
  mgmt_rd <= (mgmt_rd0 and sel(0) ) or ( mgmt_rd1 and sel(1) ) or ( mgmt_rd2 and sel(2) ) or ( mgmt_rd3 and sel(3) );
AR# 44470
Date Created 10/12/2011
Last Updated 05/23/2014
Status Archive
Type Known Issues
Devices
  • Virtex-6 HXT