UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44545

Soft Error Mitigation Controller - "ERROR:Bitgen:342 - This design contains pins which are not constrained..."

Description

When running bitgen using the Soft Error Mitigation Controller, a DRC error might occur:

"ERROR:Bitgen:342 - This design contains pins which are not constrained (LOC) to specific location or have an undefined I/O Standard (IOSTANDARD)..."

For all Soft Error Mitigation Controller known issues, see (Xilinx Answer 44541).

Solution

The UCF provided for the example design targeting 7 Series devices does not have LOC constraints, although, it does contain IOSTANDARD constraints.To evaluate the example design in hardware, you must add appropriate LOC constraints. Further, the IOSTANDARD constraints must be reviewed and adjusted, if necessary, based on the LOC constraints and the I/O bank voltages in use.

The implementation scripts targeting 7 Series devices have bitgen and any dependent steps commented out. After making modifications to the UCF, the script should be modified to enable these steps.

See (Xilinx Answer 41615) for more information regarding this error.

Revision History
10/26/2011 - Initial Release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
44541 Soft Error Mitigation Controller - Release Notes and Known Issues for v1.1 to v3.4 N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
44541 Soft Error Mitigation Controller - Release Notes and Known Issues for v1.1 to v3.4 N/A N/A
AR# 44545
Date Created 10/14/2011
Last Updated 07/09/2012
Status Active
Type Release Notes
IP
  • Soft Error Mitigation