UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44595

13.3 XST -ERROR:HDLCompiler:860 - "top.v" Line 1: Unknown nettype non ignored

Description

Beginning with the 13.3 software, the new XST parser will generate the following error message when it encounters the'default_nettype macro that contains an invalid option:

ERROR:HDLCompiler:860 - "top.v" Line 1: Unknown nettype non ignored
INFO - You can change the severity of this error message to warning using switch -change_error_to_warning "HDLCompiler:860"

Here is the sample code:

'default_nettype non
module top (input a,b,c,output reg out,d);
always @(a,b,c)
begin
out = a & b ;
d = a | c;
end

endmodule

Solution

The above error occurs when the option specified in the 'default_nettype macro is not valid. In the above sample code, macro 'default_nettype is assigned the invalid option, non, which causes the compiler to error out with HDLCompiler:860.You can change the severity of this error message to warning by using the switch: -change_error_to_warning "HDLCompiler:860"
AR# 44595
Date Created 10/18/2011
Last Updated 12/15/2012
Status Active
Type General Article
Tools
  • ISE Design Suite - 13.3