UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44610

13.2 EDK - Software reset effect on tx_reset and rx_reset core outputs for Tri-Mode Ethernet V5.1

Description

When are rx_reset (Output Active high RX software reset from MAC netlist)and tx_reset (Output Active high TX software reset from MAC netlist) active?

These signals can be found in LogiCORE IP Tri-Mode Ethernet MAC v5.1, page 12, of the DS818 document.

Solution

The tx_reset and rx_reset outputs from the MAC are based on the respective software resets, so theyare active when this reset bit is set (i.e Receiver Configuration Word 1 (0x404) - Bit 31). They are also active when either the global reset input is active (low) or the domain specific axi reset is active (i.e rx_axi_rstn, DS818 - page12).

The purpose of these outputs is to allow connected logic to be reset at the same time as the MAC.

AR# 44610
Date Created 10/18/2011
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Spartan-6 LX
Tools
  • EDK - 13.2
IP
  • Tri-Mode Ethernet MAC