UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44665

AXI Bridge for PCI Express - No DRC for overrunning the AXI memory mapped space

Description

Version Found: 1.00.a
Version Resolved and other Known Issues: See (Xilinx Answer 44969)

The AXI Bridge for PCI Express Core does not have a Design Rules Check (DRC) when the Base Address Register (BAR) range overruns the AXI memory space. 

For example, the following condition should issue a DRC error:

(Please assume unsigned arithmetic)
C_PCIEBAR2AXIBAR_# + 2^ C_PCIBAR_LEN_# > 0xFFFF_FFFF

Note: The "Version Found" columnists the version that the problem was first discovered. 

The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

Solution

If the condition above is met, memory writes will not reach the expected AXI locations and might write to other valid areas of the memory mapped space.

Memory reads will either result in Completion TLPs with Unsupported Request, or with data from other valid areas of the memory mapped space.


Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
44969 AXI Bridge for PCI Express - Release Notes and Known Issues for All Versions up to ISE 14.7 N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
44969 AXI Bridge for PCI Express - Release Notes and Known Issues for All Versions up to ISE 14.7 N/A N/A
AR# 44665
Date Created 10/31/2011
Last Updated 10/16/2014
Status Active
Type Known Issues
IP
  • AXI PCI Express (PCIe)