We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44666

13.x XST - Known Issues for XST 13.x


This Answer Record lists the known issues for theXST tool in the ISE Design Suite 13.x releases.

Each known issue includes a link to another Answer Record that contains additional information on the issue.


Known Issues Resolved in XST 13.2

(Xilinx Answer 38239) - XST 12.2/13.x - Global Equivalent Register Removal = NO does not work
(Xilinx Answer 37150) - XST - Are wildcards supported within .prj files?

Outstanding Known Issues inXST 13.3

(Xilinx Answer 44464) - 13.2 XST - KEEP/Save Net Flag Attribute Does Not Take Effect in Verilog Case
(Xilinx Answer 41013) - 13.1 XST - DSP48E not inferred correctly when using MAC with subtraction
(Xilinx Answer 44140) - 13.2:XST - "WARNING:Xst:1710 - This FF/Latch will be trimmed during the optimization process..."
(Xilinx Answer 39395) - 12.3 XST - ERROR:Xst:2750 - line 1: Bad project format. Valid format is '[library_name] file_name'
(Xilinx Answer 44282) - 13.2 XST - Derived constraints for MMCM are not taken into consideration during optimization

Known Issues Resolved in XST 13.3

(Xilinx Answer 44467) - XST - The wrong signal is named in "ERROR:Xst:528 - Multi-source..." message

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
39243 ISE Design Suite 13 - Known Issues N/A N/A
AR# 44666
Date Created 10/25/2011
Last Updated 05/22/2012
Status Active
Type Known Issues
  • ISE Design Suite - 13.2
  • ISE Design Suite - 13.3