UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44682

7 Series Integrated Block for PCI Express - VHDL flow does not produce VHDL for MGT wrapper files

Description

Version Found: v1.2
Version Resolved and other Known Issues: See (Xilinx Answer 40469).

NOTE: "Version Found" refers to the version the problem was first discovered. The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

When targeting the VHDL flow, the generated core contains VHDL wrappers for the Integrated Block and AXI wrapper files, but not for the MGT wrapper files. The MGT wrappers are provided in Verilog.

Solution

This is expected behavior in the v1.2 core.

Revision History
12/06/2011 - Updated; added reference to (Xilinx Answer 40469)
10/21/2011 - Initial release

Linked Answer Records

Master Answer Records

AR# 44682
Date Created 10/21/2011
Last Updated 08/26/2013
Status Active
Type Known Issues