Outstanding Known Issues inSynplify 13.3
(Xilinx Answer 44208) - Performance degradation of Xilinx Transceivers when using SystemVerilog with Synplify tool
| Answer Number | Answer Title | Version Found | Version Resolved |
|---|---|---|---|
| 39243 | ISE Design Suite 13 - Known Issues | N/A | N/A |