UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44849

ChipScope IBERT - IBERT core does not meet timing after implementation completes

Description

This answer record provides some debugging techniques that can be used when overcoming timing issues with the ChipScope IBERT core.

Solution

In general, the ChipScope IBERT core is designed to meet timing out of the box. Since this is a less than ideal world, some designs may have difficulties meeting timing. This answer record will list some techniques that can be used to help meet timing with the IBERT core.

Change the data width of the IBERT core

Using a larger internal data width will relax timing inside the core.This is a quick and simple test that can be run that will help increase the chances that the IBERT core will meet timing

Reduce the number GT transceivers used in the IBERT design

As you add transceivers in a design, this increases the complexity of the design and makes it more and more difficult to meet timing in the IBERT core.Since IBERT is a tool that is used for testing purposes, having all GTs enabled on the device is not always necessary.This is another option that can help the IBERT core meet timing.

Run SmartXplorer on the IBERT core

This will require that you uncheck the box next to "Generate Bitstream" when you create the IBERT core.The SmartXplorer tool will allow you to run through the implementation tools with different sets of options simultaneously. More specifically, it will allow you to run through MAP with different cost tables. Use SmartXplorer to run the IBERT core through MAP using the first 10 different cost tables (-t command line option). For more information on how to use the SmartXplorer tool, see the Timing Closure User Guide (UG612).

If the ChipScope IBERT core still will not meet timing after trying the above tests, please open up a webcase with Xilinx Technical Support at:
http://www.xilinx.com/support/clearexpress/websupport.htm.

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
45201 Xilinx ChipScope Solution Center - IBERT Design Assistant N/A N/A
AR# 44849
Date Created 03/06/2012
Last Updated 05/19/2012
Status Active
Type Known Issues
Devices
  • Kintex-7
  • Spartan-6 LXT
  • Virtex-7
  • More
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Virtex-5 FXT
  • Virtex-5 LXT
  • Virtex-5 SXT
  • Virtex-5 TXT
  • Less
Tools
  • ChipScope Pro - 11.3
  • ChipScope Pro - 11.4
  • ChipScope Pro - 11.5
  • More
  • ChipScope Pro - 10.1
  • ChipScope Pro - 10.1 sp1
  • ChipScope Pro - 10.1 sp2
  • ChipScope Pro - 10.1 sp3
  • ChipScope Pro - 11.1
  • ChipScope Pro - 11.2
  • ChipScope Pro - 12.1
  • ChipScope Pro - 12.2
  • ChipScope Pro - 12.3
  • ChipScope Pro - 12.4
  • ChipScope Pro - 13
  • ChipScope Pro - 13.1
  • ChipScope Pro - 13.2
  • ChipScope Pro - 13.3
  • ChipScope Pro - 13.4
  • Less
IP
  • ChipScope Pro IBERT for Kintex-7 GTX
  • ChipScope Pro IBERT for Spartan-6 GTP
  • ChipScope Pro IBERT for Virtex-5 GTP
  • More
  • ChipScope Pro IBERT for Virtex-5 GTX
  • ChipScope Pro IBERT for Virtex-6 GTH
  • ChipScope Pro IBERT for Virtex-6 GTX
  • ChipScope Pro IBERT for Virtex-7 GTX
  • Less