UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44872

Spartan-6 FPGA - Can I have LVDS outputs from 1.5V VCCO banks?

Description

In Spartan-6 devices,can I have LVDS outputs from 1.5V VCCO banks?

Solution

No, LVDS outputs cannot be placed in banks powered at Vcco = 1.5V.ThePlanAhead tool does not allow LVDS outputs to be placed in 1.5V banks, and therefore, the DRC errors out.
AR# 44872
Date Created 01/31/2012
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Spartan-6 LX
  • Spartan-6 LXT