UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44875

System Generator for DSP - Why does CIC Compiler v2.0 block have poor timing performance when truncation is used?

Description

In System Generator for DSP, why does CIC Compiler v2.0 block have poor timing performance when truncation is used?

Solution

This is an issue with using block RAM and selecting truncation.

To solve this problem, use full precision output instead of truncating.

This is being investigated for a fix in a future release, but it is not yet scheduled. Please use the work-around above.

For System Generator for DSP Release Notes from other versions, see (Xilinx Answer 29595).

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
29595 Xilinx DSP Tools, System Generator for DSP, and AccelDSP Synthesis Tool - Release Notes and Known Issues N/A N/A
AR# 44875
Date Created 11/21/2011
Last Updated 01/16/2013
Status Active
Type Known Issues
Tools
  • System Generator for DSP