UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 44906

14.x Timing - PERIOD constraint is not analyzed if the clock has IODelay2

Description

If the clock passes through the IODelay2 component, the PERIOD constraint using the clock is not analyzed in TRCE/Timing Analyzer.

Solution

Use the net name on the output from IODelay2 for the PERIOD constraint instead of the I/O port name.
AR# 44906
Date Created 11/12/2012
Last Updated 11/12/2012
Status Active
Type General Article
Tools
  • ISE Design Suite - 13.2
  • ISE Design Suite - 13.3
  • ISE Design Suite - 13.1
  • More
  • ISE Design Suite - 13.4
  • ISE Design Suite - 14.1
  • ISE Design Suite - 14.2
  • ISE Design Suite - 14.3
  • ISE Design Suite - 14.4
  • Less