UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 45194

MIG Virtex-6 and Spartan-6 v3.91 - Release Notes and Known Issues for ISE Design Suite 13.4

Description

This Release Notes and Known Issues Answer Record is for the Memory Interface (MIG) v3.91 release in the ISE Design Suite 13.4 and contains the following information:
  • General Information
  • Software Requirements
  • New Features
  • Resolved Issues
  • Known Issues
For installation instructions, general CORE Generator known issues, and design tools requirements, see the IP Release Notes Guide.

Solution

General Information

The MIG Virtex-6 and Spartan-6 v3.91 products are available through the ISE Design Suite 13.4. For a list of supported memory interfaces and frequencies for the Spartan-6 FPGA Memory Controller Block (MCB), see the following user guides:

For a list of supported memory interfaces and frequencies for Virtex-6 FPGA, see the following documentation:

For general design and troubleshooting information on MIG, see (Xilinx Answer 34243) for the Xilinx MIG Solution Center.

Software Requirements

New Features

  • ISE Design Suite 13.4 software support

Resolved Issues

Known Issues

Virtex-6

  • (Xilinx Answer 44896) MIG v3.7-v3.9 Virtex-6 LXT DDR3 - MMCM_ADV_BANDWIDTH is incorrectly set to "LOW" in top-level module
  • (Xilinx Answer 38731) MIG v3.5-v3.91, Virtex-6 DDR3 - Simulation - 'SKIP' Calibration Causes Errors in the Example Design
  • (Xilinx Answer 39423) MIG v3.6-v3.91 Virtex-6 DDR2/DDR3/QDRII+ - The VRN/VRP pins were occupied by controller I/Os which require another bank for DCI Cascade
  • (Xilinx Answer 45765) MIG v3.91 Virtex-6 DDR3/DDR2 - 72-bit and 144-bit AXI Lite designs fail in simulation using ModelSim
  • (Xilinx Answer 47721) MIG v3.91 Virtex-6 QDRII+ - Initialization sequence incorrect for Cypress parts

Spartan-6

  • (Xilinx Answer 38623) MIG Spartan-6 MCB - Why is ODT issued late by the MCB when operating in DDR2 mode 400 Mb/s?

Linked Answer Records

Child Answer Records

Associated Answer Records

AR# 45194
Date Created 01/11/2012
Last Updated 02/20/2013
Status Active
Type Release Notes
Devices
  • Spartan-6 LX
  • Spartan-6 LXT
  • Virtex-6 CXT
  • More
  • Virtex-6 HXT
  • Virtex-6 LX
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
IP
  • MIG Virtex-6 and Spartan-6