UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 45234

AXI Bridge for PCI Express - 64-bit TLPs are generated when requested address is less than 4GB

Description

Version Found: 1.00.a

Version Resolved and other Known Issues: see (Xilinx Answer 44969)

The AXI EP Bridge for PCI Express generates 64-bit TLPs when the address lies below a threshold of 4GB. 

This is a violation of the PCI Express Specification defined in section 2.2.4.1. When the requested address lies below the 4GB threshold, TLPs should be 32-bit TLPs.


Note: The "Version Found" column lists the version that the problem was first discovered.

The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

Solution

This is a known issue with the AXI Bridge for PCI Express.

To work around the problem, make sure that you are specifying a range above 4GB by having at least one of the bits set from the C_AXIBAR2PCIEBAR_#U register.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
44969 AXI Bridge for PCI Express - Release Notes and Known Issues for All Versions up to ISE 14.7 N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
44969 AXI Bridge for PCI Express - Release Notes and Known Issues for All Versions up to ISE 14.7 N/A N/A
AR# 45234
Date 11/26/2018
Status Active
Type General Article
IP
  • AXI PCI Express (PCIe)
Page Bookmarked