UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 45332

Project Navigator - X_ROC and T_ROC appear as undefined in Simulation Hierarchy

Description

If I attempt Post-PAR Timing Simulation, question marks appear to the left of specific Xilinx simulation primitives (e.g., X_ROC and X_TOC).

Example:

This problem is illustrated in the following screen shot. Observe that under Testbench -> UUT the boxes to the left of "NlwBlockROC - X_ROC" and "NlwBlockTOC - X_ROC" have question marks inside them.

The icon with a question markusually signifies that the tools are unableto locate a themodule or the library where the the module is located.However, simulation completes as expected.

Is this an issue I should be concerned about?

Solution

In this case, the questionmark iconis misleading and should be ignored.

This icon is being used becauseProject Navigator does not have a user file to associate the module to, and therefore,uses the default undefined module icon.

AR# 45332
Date Created 02/01/2012
Last Updated 05/19/2012
Status Active
Type Known Issues
Tools
  • ISE Design Suite - 13.3