UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 45457

CORE Generator - Padded Netlist not created for source code core

Description

I am generating anIPXACT source code IP (e.g., axi_vdma_v3_0) and haveselected the "Create Netlist Wrapper with I/O pads" (addpads=true in .xco file) option.Generation completes successfully, however,padded netlist generation is silently skipped.

Solution

Padded netlist generation is not supported for a Source Code IP. However, the CORE Generator software should be issuing an informational message stating that this option will not be honored.

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
40736 CORE Generator - "ERROR:sim - Legacy padded EDIF netlist not found" N/A N/A
AR# 45457
Date Created 12/15/2011
Last Updated 05/17/2012
Status Archive
Type Known Issues
Tools
  • ISE Design Suite - 13.3
  • ISE Design Suite - 14.1