UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 45494

LogiCORE IP Serial RapidIO Gen2 v1.2 - The core sends packets with overlapping ackIDs when port_init drops

Description

The core does not retain the outstanding ackID value when port_init drops. This could cause too many packets going out with overlapping ackIDs.

Solution

This is a known issue that is to be fixed in v1.3 release of the core.

Revision History

1/9/2012 - Initial release

AR# 45494
Date Created 01/09/2012
Last Updated 05/19/2012
Status Archive
Type Known Issues
IP
  • Serial RapidIO