We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 45628

13.3 XPS: ERROR:NgdBuild:604 in the custom ip netlist


I am creating a user IP using CIP. 

I receive the error below running "Implement Design" in ISE.

ERROR:NgdBuild:604 - logical block 'mblaze65mm_i/pwm_ip_0/pwm_ip_0/USER_LOGIC_I/inst_pwm' with type 'PWM' could not be resolved.
A pin name misspelling can cause this, a missing edif or ngc file, case mismatch between the block name and the edif or ngc file name, or the misspelling of a type name.
Symbol 'PWM' is not supported in target 'spartan6'.

I have attempted to add -sd ,macro search path=\project_fpga\implementation|\project_fpga\pcores.

However it does not work. How do I fix this?


The issue is with the netlist. 

If you check the instance in the netlist, it is the PWM instance causing the issue.

The PWM instance which is under userlogic vhdl file is still a black box. 

Please include PWM.vhd inside the IP library that you have created.

To do this:

1) Open pwm_ip_V2_1_0.pao and add lib pwm_ip_v1_00_a pwm vhdl.

2) Open _pwm_ip_V2_1_0.prj, and add vhdl pwm_ip_v1_00_a "../hdl/vhdl/pwm.vhd"

This will resolve the NGDBuild:604 error.

AR# 45628
Date Created 12/30/2011
Last Updated 06/25/2014
Status Active
Type General Article
  • EDK - 13.4