UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 45680

Kintex-7 FPGA KC705 Base TRD - TRD Uses Custom MIG Files

Description

Why does the TRD notuse the MIG straightfromthe CORE Generator interface?

Why do I need modified files?

What happens when the MIG version changes and I need to update?

Solution

The Memory Controller IP core generated using the MIG tool in Core Generator does not directly support the KC705 pin layout.

mig_7x.v, the top level for the MIG core,has been modifiedto support the Kintex-7 FPGA KC705 Evaluation Kit. This file isavailable in the k7_pcie_dma_ddr3_base/design/source/modified_ip_files.mig directory of the Base TRD files.

When MIG updates in theCORE Generator software, there may be some port and parameter changes. The TRD will update this file for all the major releases starting with 13.4, so users can wait for a new ISE release to get the new MIG version integrated into the TRD.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
45679 Kintex-7 FPGA Base Targeted Reference Design - Release Notes and Known Issues Master Answer Record N/A N/A

Associated Answer Records

AR# 45680
Date Created 02/13/2012
Last Updated 05/20/2012
Status Active
Type Known Issues
Boards & Kits
  • Kintex-7 FPGA KC705 Evaluation Kit